Abstract-Nyquist rate converters have traditionally been used for low to moderate resolution data acquisition applications. In this paper, we describe a feedforward residue compensation (FRC) technique to extend the resolution of such converters using an oversampling modulator loop. Closed-form analytical expressions are developed to provide insight into the operation and limits on the resolution of such converters. Simulation results are used to verify the operation and confirm the limitations of this technique.
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I. INTRODUCTION

N
YQUIST RATE converters have traditionally been used for low to moderate resolution data acquisition applications. However, for high-resolution data acquisition applications, oversampled converters have gained popularity. Nyquist rate converters are primarily based on the matching of unit elements in an analog process. One of the more popular CMOS designs, the charge redistribution converter, is based on binary weighted capacitors. The maximum resolution of such converters is limited to 12 or 13 bits due to the matching limitations of the unit capacitors [1] . However, autocalibration techniques can be used to extend the resolution of such converters to approximately 16 bits [2] , [3] .
In this paper, we present an architecture for a Nyquist rate converter that is combined in an oversampling loop to extend its usable resolution. Our technique can be used as a substitute for autocalibration. Sigma-delta converters are a subclass of oversampled converters, and are based on single-bit quantizers [4] . Because a perfectly straight line can always be drawn between two quantization levels, such converters are characterized by extremely low linearity errors. We use this characteristic of sigma-delta-based architectures to preprocess the input data for a Nyquist rate converter to extend it resolution. In particular, we target extremely low-speed data acquisition applications, and as such, we concentrate on a modified single-bit quantizer-based oversampled architecture that is often called an incremental converter [5] , [6] .
II. CONVERTER DESIGN
Our converter design, shown in Fig. 2 , is based on a thorough understanding of the loop filter residue in sigma-delta Manuscript received September 16, 1996 . This paper was recommended by Associate Editor N. M. Nguyen.
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Publisher Item Identifier S 1057-7130(98)02149-1. converters. Therefore, before we provide the details of the new architecture, we shall first revisit oversampled sigma-delta converters. The sigma-delta converter consists of an analog modulator loop (loop filter, single-bit quantizer, and D/A converter) followed by a digital low-pass filter. The modulator loop shapes the quantization noise of the single-bit quantizer and reduces its magnitude at low frequencies. The highfrequency quantization noise is removed by the digital lowpass filter. This results in a lowered overall quantization noise, i.e., higher resolution. For a busy input, the quantization noise is usually assumed to be white and uncorrelated to the input. However, for dc and low-magnitude inputs, the quantization error is highly correlated with the input, and the simplified assumptions tend to be too optimistic. This results in pattern noise or tones that reduce the SNR to a value lower than that suggested by the simplified assumptions. The peak value of these tones coincide with the maximum error that results from using a simple rectangular filter [6] . Therefore, for such applications, the maximum accuracy that is obtained by using a simple rectangular filter is identical to that of a more complicated filter. Note, as opposed to audio applications, for data acquisition applications, it is accuracy, i.e., worst case error, that is most critical and not the resolution, i.e., average error. Sigma-delta converters with brickwall filters can provide better resolution than incremental converters, but will end up with the same accuracy for dc inputs. A first-order incremental converter is similar to a first-order sigma-delta converter except that the follow-on filter is a rectangular filter, i.e., all filter coefficients are one. Such a filter is easily realized as an up-down counter. Additionally, the integrator in an incremental converter is reset at the start of each conversion cycle [5] . A simple time-domain expression for the voltages in the analog modulator loop of the sigma-delta/incremental converter can be used to develop an expression for the absolute accuracy of such a converter. To do so, we shall use the circuit diagram for a first-order modulator loop shown in Fig. 1 . The voltage at the the end of clock periods at the output of the integrator (i.e., the residue) can be written as shown in (1):
Further, if the input voltage , is assumed to be constant during this period, we can manipulate the equation above to generate an expression for the input voltage as a function of the digital output sequence and the voltages at the output of the integrator as shown in (2):
If is normalized to one and all the capacitors sizes are set to be equal, then (2) can be simplified further to (3) . The first component on the RHS of (3) gives the digital equivalent value for the analog input, and the second component on the RHS gives the error in the conversion. Clearly, for dc inputs, the error in the A/D conversion process is a function of the integrator residues at the start and at the end of each conversion process. In general, the error in the conversion process is a function of the integrator output voltage minus the comparator trip voltage. It is also clear that for the dc case, the worst case error results when and take on maximum and minimum values. The worst case error is then equal to 2 , where is the number of clock cycles used during the conversion process. For an incremental converter, the integrator is reset at the start of each conversion process; therefore, and the maximum error is half that of a regular sigma-delta converter. If is not constant but is slowly varying, then the digital value represents the average or the the low-pass filtered value due to the averaging sinc filter.
From (3), we note that is the error in the conversion. Therefore, it stands to reason that if we are able to estimate the integrator residue at the start and at the end of each conversion period, we should be able to reduce the overall conversion error. However, since the integrator output voltage at the start of the conversion period is the same as the end of the previous conversion period, we only need to evaluate the residue voltage at the end of each conversion period. This is the basis for the new architecture shown in Fig. 2 . Since an estimate of the integrator residue is added to the modulator-contributed digital output, we call this new architecture feedforward residue compensation (FRC). Traditionally, compensation techniques using the residue have been used in pipelined converters [7] - [9] . Our architecture is quite different although some of the concepts are similar.
The up/down counter implements the first component on the RHS of (3) to provide bits of resolution. Here, is equal to , where is the number of clock cycles. The integrator, the comparator, and the up/down counter form the modulator converter. This is equivalent to a first order sigma-delta converter where the digital low-pass filter is implemented using a simple up/down counter which implements the sinc function. For the rest of the discussion, the sigma-delta modulator loop and up/down counter will be called the modulator converter. The auxiliary -bit A/D quantizer estimates the output of the integrator at the end of each conversion process, i.e., after clock cycles. The difference between the integrator residues at the start and the end of the conversion process is evaluated with the help of the -bit register and the subtractor. If is a multiple of 2, then the division by required for the second component of the RHS of (3) is easily implemented as a simple bit shift by bits. This results in an bit data converter with the lower significant bits provided by the auxiliary converter and the upper significant bits provided by the modulator converter. The loss of one bit is due to the fact that the integrator residue is bounded by rather than . The maximum error given ideal components is now limited to . This process is best understood graphically with the help of Fig. 3 . In this figure, the transfer function between the analog input and the digital output is plotted. The dark lines show the transfer function for the modulator converter. The auxiliary quantizer functions to interpolate between the data points provided by the modulator converter. This results in the dashed transfer function shown in this figure. From (3) and Fig. 3 , it is clear that the auxiliary converter has times the impact on the output as the modulator converter. Therefore, any nonlinearity due to the auxiliary quantizer is reduced by . However, since the modulator converter needs to work over the entire voltage range, it needs to be linear to the full bits of accuracy. The first-order FRC architecture can be simplified further by resetting the integrator before the start of each conversion period. Equation (3) now simplifies to (4) . Now, the -bit register and subtractor are not needed, and therefore, the overall structure is further simplified. The simplified first-order FRC architecture is shown in Fig. 4 . However, as will be explained later, in this simplified topology, the offset of the auxiliary quantizer can no longer be neglected.
(4)
A. Advantages of the New Architecture
The primary advantage of the new architecture is its simplicity. For example, the entire operation can be understood completely in the time domain. The auxiliary quantizer to some extent behaves like the second stage in a two-stage oversampled converter. It increases the resolution of the converter. However, more explicitly, since it is a multibit quantizer, it shares many of the characteristics of second-order sigma-delta converters that use both single-and multibit quantizers [10] , [11] . In [11] , the first few converters use a single-bit D/A for feedback, while the last loop uses a multibit D/A. However, the overall circuit is fairly complex. Even without error correction, the input bit stream to the digital low-pass filter is multibit wide. Additionally, the multibit converters contained within, both the A/D's and the D/A's, are running at the full oversampling speed. In our case, the multibit A/D is running at the Nyquist rate. So, the overall power consumption of our topology can be significantly lower. However, a direct comparison is not completely fair as the FRC architecture is geared toward dc inputs while the circuit in [11] can operate with much higher input frequencies. In [10] , only the MSB of the multibit A/D output is used for feedback while the complete multibit A/D output is sent to the digital filter. As with [11] , the multibit A/D is running at the full oversampling rate, and the input stream to the digital lowpass filter is multibit as well. Both increase complexity and power. Additionally, in our design, the auxiliary converter runs at the normally used Nyquist rate. Therefore, it allows us to reuse well-known and previously tested architectures that have already been designed to operate at the Nyquist rate. In particular, we are targeting the charge redistribution topology for our multibit Nyquist rate converter. This converter is well known for its low power implementations, and additionally uses the same components as the switched-capacitor integrator in the modulator converter. This has some consequences to the maximum converter accuracy possible using this topology, and is considered later.
In this section, we described the basic architecture for the new converter design. We showed that it has the potential to extend the resolution and accuracy of regular Nyquist rate converters, and described some of the advantages of our topology. In the next section, we shall present simulation results to verify the validity of our design.
III. SIMULATION RESULTS
In this section, we first verify the operation of the new data converter architecture via difference equation simulations of ideal components. We then discuss and verify the impact of nonidealities in the various components.
In Fig. 5 , we plot the quantization noise power for a firstorder sigma-delta loop with a sinc digital low-pass filter with and without the auxiliary quantizer. The quantization noise power without the auxiliary quantizer is shown with the dashed line, and the quantization noise power with the auxiliary quantizer is shown in solid. Even though absolute accuracy is the primary goal for data acquisition applications, it is felt that offset and gain errors of the overall converter can easily be compensated; therefore, we concentrate on the quantization noise power. For this and following simulations, the input is scanned from 1 to 1. A total of 10 001 data points is used for scanning the input which is held constant for each conversion period. The oversampling ratio (OSR), i.e., the number of clock cycles per conversion, is set to be equal to 256. Therefore, the modulator-contributed resolution, is equal to 8 bits. The resolution of the auxiliary quantizer is set to be equal to 9 bits. As mentioned earlier, charge redistribution converters are limited to about 12-13 bits of accuracy, therefore, a 9 bit version is clearly feasible. The expected noise power is 48 dB without the auxiliary converter and 96 dB with the auxiliary quantizer. Both of these numbers are confirmed in Fig. 5 . Also note that we do not see the typical pattern of tones [4] in this figure. Instead, the error peaks are uniformly spread across the entire input range. These error peaks correspond exactly to the largest peaks seen in typical pattern noise plots. This is a result of the rectangular sinc filter used for low-pass filtering. Interested readers are referred to [6] for further details.
In Fig. 6 , we zoom in on the axis, and plot the quantization noise power for the FRC architecture including the auxiliary quantizer. This figure is primarily included here as a reference for the next few graphs. We first concentrate on the nonidealities in the auxiliary quantizer, after which we consider the constraints on the rest of the circuitry. In Fig. 7 , we show the impact of a 1-LSB offset error in the auxiliary quantizer. One LSB of the auxiliary quantizer for an OSR = 256 is equal to which, for a 5 V system, corresponds to a 19.5 mV offset error. This value corresponds well with practically realizable offset errors which are in the range of 5-10 mV. Because we evaluate the difference between the integrator outputs at different times, any offset error should have no impact. This is verified in Fig. 7 . This also implies that the impact of low-frequency flicker noise of the auxiliary quantizer is reduced substantially by the correlated double sampling action of looking at the difference between integrator residues.
In Fig. 8 , we show the impact of a 1-LSB (of the auxiliary quantizer) gain error in the auxiliary quantizer. An expression for the worst expected quantization error can be developed with the help of Fig. 9 . Because of the finite gain error, the interpolation does not match exactly. The worst case error is given by plus the original quantization error. Therefore, the worst case error can be written as shown in (5). Using (5) for a 1-LSB auxiliary quantizer gain error, the worst case error should be equal to 90.3 dB. This matches exactly with what we obtain in Fig. 8 .
In Figs. 10 and 11 , we show the effects of second-and third-order nonlinearity in the auxiliary quantizer. The secondorder nonlinearity is limited to a little over a 1-LSB error. Using an explanation similar to the one derived for gain error, the corresponding maximum bound on the quantization error is 90.2 dB. First cut simulations suggested that the maximum error is slightly less than this value. The thirdorder nonlinearity is limited to a little over a 2-LSB error. The corresponding maximum bound on the quantization error is 86.7 dB. Once again, first cut simulations suggested that the maximum error is slightly less than this value. A possible explanation for the discrepancy between first cut simulations and calculations is that the number of data points scanned on the axis is not sufficient to expose the worst case nonlinearity error. In a separate simulation not presented here, we used 100 000 data points on the axis. The discrepancy between simulations and simple hand calculations is then reduced to approximately 1 dB.
We now concentrate on the nonidealities of the modulator converter. The modulator converter is based on a single-bit quantizer, therefore, the nonlinearities should be minimal [12] . Offset error due to the input-referred offset of the integrator opamp is not critical and will not be considered further. However, due to capacitor mismatch and the finite op-amp gain, the transfer function of the integrator is going to change from to . The variable causes a gain error in the modulator converter while shifts the pole of the integrator away from the unit circle. The gain error term contains a component from the capacitor mismatch and a component from the finite gain of the op-amp. In general, the capacitor mismatch term is going to dominate in the value for . In Fig. 12 , we show the impact of 0.4% gain error in the modulator converter. This corresponds to 1-LSB of the auxiliary quantizer. Looking back at Fig. 3 , it is easy to see that a 0.4% gain error in the modulator converter should have the same effect as a 0.4% gain error in the auxiliary quantizer. As expected, the values seen in Fig. 12 are identical to those seen in Fig. 8 . As this gain error results from the mismatch of the capacitors in the integrator of the modulator converter, its matching characteristics should be similar to the matching characteristics of the charge redistribution auxiliary quantizer. Therefore, actual matching errors can be kept to less than one part in to one part in . An error in the variable is more benign than an error in as will be illustrated shortly. Once again, an explanation for this claim will be justified by deriving the exact timedomain expression for the integrator output voltage after clock periods. However, this time we will include the effects of nonunity values for both and . Using the simplification that is constant for each conversion period, we can write an expression for as shown in (6): (6) If is set to be equal to 1, then it is possible to see from (6) that the primary impact of is to increase the quantization error slightly. However, the effect of a movement of the pole position away from the unit circle (i.e., ) is significantly more complex. In Fig. 13 , we plot the quantization error due to the nonunity value for the variable as a result of finite op-amp gain. For this simulation, the gain of the op-amp is set to 60 dB. Interestingly, it results in a pattern similar to tones for a regular first-order sigma-delta converter [13] - [15] . We shall now use (6) to derive an expression for the minimum gain required in the integrator. From (3), we can write the equation for the voltage at the integrator output at the end of clock periods for the ideal primary converter. This is shown in (7) . Likewise, we can use (6) to write an expression for the voltage at the integrator output at the end of clock periods for the modulator converter with finite gain. This is shown in (8) . The additional error at the integrator output is a result of the finite gain of the integrator op-amp. An expression for is shown in (9): 
In general, the digital output sequence seen with and without finite gain effects can be different; therefore, it is not possible to develop a general solution for (9) for all . However, in Fig. 13 , it is possible to see that one of the maximum error points is at approximately equal to zero. Fortunately, for this input value, the digital output sequences with and without finite gain effects are identical, and are a sequence of alternating 's and 's. Further, if we assume that is equal to zero at this point, then (9) can be simplified to (10) . Therefore, the additional error due to finite op-amp gain for a value of near zero is given by (10) . From Fig. 13 , it is easy to see that, except for the peaks at the ends, the spike near zero reflects the worst case error. The spikes at the ends are consistently 6 dB greater than the spike near zero. (10) The integrator residue is quantized by the auxiliary quantizer. However, as seen earlier, the effect of the quantization error of the auxiliary quantizer is reduced by the oversampling loop. The overall error in the conversion process can now be written as shown in (11) . Unfortunately, a closed-form equation for any arbitrary value for cannot be developed from this equation, but setting the gain of the amplifier to be equal to results in less than 3.5 dB increase in the worst case error. This is shown in Fig. 14. For this plot, and . By setting the gain of the integrator amplifier gain to 96.3 dB for and for our design, the resultant time-domain simulations are shown in Fig. 15. For extremely high resolutions , the necessary high gain may not implicitly be feasible in CMOS op-amps; however, gain squaring can be used to reduce the effects of finite gain [16] . Similar minimum gain constraints also exist for regular sigma-delta converters [4] , [15] , where it affects the size of the deadband. Gain squaring primarily affects the pole position of the integrator, and as such, the value of becomes closer to unity. Gain-squaring techniques are actually variations of correlated double sampling, and as such, reduce low-frequency flicker noise associated with the integrator opamp. Correlated double sampling is generally required for high-resolution applications; therefore, gain squaring does not involve any additional cost. Using gain squaring, the minimum op-amp gain for and is equal to 48 dB.
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In this subsection, we provided both analytical and simulation results to verify the validity of our design. In a normal analog CMOS process, can be set to be in the range of 10-12 bits. Therefore, 16-18 bit converters can easily be realized with minimal oversampling. In the next subsection, we describe variations to the basic architecture.
IV. VARIATIONS TO THE BASIC ARCHITECTURE
A. Incorporating Antialias Effects
One of the benefits of an oversampling converter is the reduced antialias filter requirements. However, here in the FRC converter, the auxiliary quantizer is running at the Nyquist rate; therefore, antialias requirements need to be reconsidered. In a normal oversampling converter, the quantizer samples a delayed version of the input signal with no frequency shaping. Therefore, only signals that are higher than (2 OSR 1) will alias back into the signal bandwidth. Here, is the maximum signal bandwidth, and OSR is the oversampling ratio. However, for our design, the auxiliary quantizer is running at the Nyquist rate, and signals greater than the Nyquist rate will get aliased and corrupt the signal seen by it. Clearly, the signal seen by the auxiliary quantizer is suppressed by in comparison to the full-scale output. Therefore, clearly, aliasing due to the auxiliary quantizer is less problematic than in a regular Nyquist rate converter. However, it is still of concern.
A modification of the basic design suggested above can be used to further reduce the antialias requirements. The transfer function from the input to the integrator output for a sigma-delta converter is given by , where is the loop filter transfer function. This usually turns out to be just a delay. For our purposes, we would like the transfer function from the input to the integrator output to be a low-pass filter with unity dc gain. For our first order-loop, this implies that (12) In particular, by setting to be equal to 0.5, the denominator of the loop filter function becomes . It is necessary to maintain the denominator to be equal to to generate the necessary high-pass filter function for the quantization noise. This results in a 6 dB loss of the SNR at low frequencies, but it does add a low-pass filter to the input signal. So, the impact of aliasing by the auxiliary quantizer is further reduced. Clearly, this alteration is a design tradeoff and may not be optimal for all applications. The resultant time-domain expression for the modified design is shown in (14) . We see the doubling of the quantization error as suggested. 
B. Extending to Higher Orders
In the previous section, we used a first-order sigma-delta modulator loop to form our FRC converter. However, it is not necessary to restrict ourselves to the first-order loop. We can use a higher order modulator loop. Fig. 16 shows a block diagram for a second-order modulator loop. Once again, using the technique used in (1)- (3), we can write an expression for the input voltage as a function of the digital equivalent value and the error. The expression for the second-order modulator loop is shown in (15) where is the output voltage of the first integrator, is the output voltage of the second integrator, and is the 1-bit digital output. In (15), we note that the outputs of both the first integrator and the second integrator are involved. Therefore, one approach would be to use two auxiliary quantizers and generate estimates for the output of both integrators. Or alternately, we can reset the first integrator and use only a single auxiliary quantizer. If the first integrator is reset before the start of each conversion, then (15) simplifies to (16) . The modification results in a simpler circuit without any loss of accuracy.
(15) (16) For the second-order FRC architecture, the number of clock cycles required for an bit converter reduces to , where is the maximum saturated output voltage of the second integrator and the value for is rounded up to the nearest integer. The number of clock cycles for this converter is less than the required for first-order FRC architecture. Setting and the oversampling ratio is equal to 38. Here, we note that the digital hardware complexity has increased. For example, for our two-stage design, the digital hardware required to implement the "counting" is one running summer and a one simple summer. Additionally, the division required can no more be guaranteed to be just a simple bit shift. However, the necessary oversampling ratio is significantly lower. The reason why is larger than is that the second integrator output can grow to be significantly larger than So, either we restrict ourselves to a small fraction of the input range (by scaling or otherwise) or we increase the oversampling ratio. Fig. 17 shows the quantization noise power for the second-order sigma-delta loop with and without the auxiliary quantizer. The quantization noise power without the auxiliary quantizer is shown with the dashed line, and the quantization noise power with the auxiliary quantizer is shown in solid. The spikes at the ends are due to the saturation of the second integrator. Also note that, due to the necessary integrator gain scaling, the minimum quantization noise power is greater than the expected 96.3 dB.
The extension of this technique to higher orders, i.e., greater than two, is not straightforward. This is because higher order modulator loops are inherently unstable, therefore, cascade structures would have to be used. Cascade structures, unfortunately, require multiple quantizers. The addition of more than one multibit auxiliary quantizer results in significantly increased complexity, and also results in tighter matching requirements for the auxiliary quantizers.
C. Use as a Sigma-Delta Converter
An incremental converter is very similar to a sigma-delta converter, except that for an incremental converter, the integrator and up/down counter are reset at the start of each conversion period. We can replace the up/down counter of our FRC architecture with a sinc filter, and likewise replace the subtractor in the FRC architecture with a delay differentiator as shown in Fig. 18 . The input need no longer be constant during each conversion period; however, the auxiliary quantizer now needs to operate at the full oversampled rate. The delay differentiators looks at the running difference between the integrator residues separated by clock periods. The sinc filter provides the necessary low-pass characteristics required. Because the multibit quantizer is now operating at the full oversampled rate, this topology shares many of the characteristics and the limitations of previous multibit sigma-delta designs [10] , [11] . However, it is built on a basic understanding of its operation in the time domain.
A simulation model was created in Simulink [17] to compare the performance of the first-order FRC topology operated as a sigma-delta converter with and without feedforward residue compensation. For this simulation, is set to 5 and the resolution of the auxiliary quantizer, is set to 7. The results of this simulation are shown in Fig. 19 . The simulation results corroborate the dB improvement in the noise power spectrum for dc inputs. 1 In order to see the effect of any nonlinearity in the auxiliary converter, the multibit quantizer resolution was set to 8 bits of resolution with 7 bits of linearity. The nonlinearity that was 1 Alternately, appropriate scaling could be used to bound the integrator residue to 6V ref ; however, this would reduce the modulator contributed resolution by one bit, i.e., the final result would still be the same.
modeled followed a second-order curve. For this simulation, the accumulate and dump decimating filter was modified to be 8 bits in length, which should result in a overall resolution of bits for perfect components. A sinusoidal input equal to 90% of the input dynamic range was simulated. The resulting output spectrum for 0 to 1200 Hz is shown in Fig. 20 . For 15 bits of resolution, the SNR should be approximately 90 dB, which is consistent with the simulation results seen in Fig. 20 . The simulated SNR is equal to 88.74 dB and the SNDR is 88.69. It is clear that the nonlinearity in the auxiliary quantizer has minimal impact on the overall converter. Because the feedforward compensation only affects the residue, the maximum error it can introduce is limited to one bit of the first-order modulator without the feedforward compensation. In practice, this error will be significantly smaller because the auxiliary quantizer will have nonlinearities that are much smaller than their full-scale value. In general, when the auxiliary converter is based on a multibit quantizer, its nonlinearity is likely to be more complex and not easily modeled. However, we include the simulation in Fig. 20 to illustrate the robustness of the proposed architecture to nonlinearities in the auxiliary converter.
V. CONCLUSIONS
In this paper, we have described the feedforward residue compensation technique. The feedforward residue compensation technique can be used to increase the resolution of Nyquist rate converters. In particular, it is well suited for the binary weighted charge redistribution architecture. It can result in an extremely low power implementation of Nyquist rate converters with resolutions greater than 16 bits using a regular analog CMOS process. We have developed expressions for the maximum resolution/accuracy, including component nonidealities, that can result from this technique. The validity of the technique has been verified using simulations.
